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Abstract—A CMOS power amplifier (PA) with the 
implementation of the notch filter designed for ultra-wideband 
(UWB) systems is presented in this paper. The design is 
consisted of two stages of amplifier involving source follower 
and common source topologies with a notch filter and an output 
matching network. Such design is meant for full band UWB 
applications that utilize the frequency range within 3.1 GHz to 
10.6 GHz with the elimination at 5-6 GHz using 0.18 µm CMOS 
process. The simulation shows that the proposed PA design 
achieved 19.25 dB maximum gain with 1.8 V power supply. In 
this work, the achieved input and output return loss ranging 
from -8.13 dB to -19.19 dB, and -1.68 dB to -16.03 dB, 
respectively, through full band frequency. 
 
Index Terms—Notch Filter; Power Amplifier (PA); Radio 




Ultra-wideband (UWB) is commonly used in wireless 
communications, with most of its applications are utilized in 
advanced radar and imaging systems. As stated by the Federal 
Communication Commission (FCC), the UWB is defined as 
a signal within 3.1 GHz to 10.6 GHz with a bandwidth of 
more than 500 Mhz or a fractional bandwidth that is larger 
than 20% of the operating bandwidth. In UWB transmissions, 
there are two technologies that have been introduced, which 
are direct-sequence ultra-wideband (DS-UWB) and multi-
band orthogonal frequency division multiplexing (MB-
OFDM), as shown in Figure 1. For DS-UWB, the signal 
travels in a series of impulses that will cause the spectrum to 
be in very wide bandwidth. On the other hand, the MB-
OFDM uses a wideband or multiband signal operating at 500 
MHz bandwidth. The signal then bounces in frequency to 
achieve high bandwidth. The DS-UWB is usually used in 
high data rate transmissions such as for short-range 
transmission while MB-OFDM is used in wireless 
communications.  
Even though the UWB frequency range lies within 3.1 to 
10.6 GHz, there are other bands at frequency of 5 GHz to 6 
GHz, reserved for HiperLAN and UNII communication 
systems. The existence of these networks might cause 
interference to UWB signals. To overcome this problem, the 
amplifier used in UWB application must be equipped with a 










Figure 1: Spectrum allocated for UWB communication; (a) DS-UWB, (b) 
MB-OFDM. 
 
There are various researches have been done in power 
amplifier designed for UWB applications available in the 
literature. Different topologies were used according to UWB 
applications which depends on the operating frequency. Each 
topology will produce different result of PA’s parameters. In 
[1], all designs for UWB PA have been reviewed. The most 
popular topology for PA UWB is current reuse topology [2]-
[6], because of its ability to improve gain flatness and achieve 
low power. However, none of the design is able to perform in 
a full band UWB operation. For full band applications, the 
commonly used topologies are distributed amplifier, resistive 
shunt feedback and stagger tuning. Distributed amplifier [7]-
[8] and stagger tuning [9]-[10] topologies achieve a good gain 
and wideband matching but have a major drawback in which 
they consume high power. In UWB systems, it is very 
important for power amplifier to operate at a very low voltage 
and consume low power because to achieve an energy-
efficient communication. 
Up to date, there is no existing power amplifier design that 
includes a filter to eliminate a certain range of frequency. 
Therefore, this paper focuses on designing a power amplifier 
with high gain, better stability and low voltage with the 
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II. CIRCUIT DESIGN 
 
The proposed PA design can be divided into three stages of 
task. The first stage involves resistive feedback to get a good 
impedance matching network and a cascaded source follower 
technique for achieving better stability. Next stage is the 
inter-stage of design in which the notch filter is designed 
using LC configuration. Finally, the last stage involves a 
cascaded common source configuration to boost the power 
gain of amplifier and output matching network. The complete 
design is shown in Figure 2. 
In such figure, capacitors C1 and C5 act as DC blocking 
capacitors to evade the DC signal from flowing into the 
circuit. Cascade amplifiers with resistive feedback are 
implemented during the first stage of design because of its 
ability to give a high-frequency response and better reverse 
isolation. Current from resistor R2 will flow back into the 
input for good input matching thus achieving the best 
broadband gain. The value of R2 also will affect the stability 
of the amplifier. Reduction of resistor’s value will lead to 
better stability but can reduce the gain. Moreover, the use of 
feedback resistors will large value may decrease the effect of 
feedback design. Therefore, the value of R2 must be selected 
carefully to produce good stability and to maintain an 
appropriate gain for the PAs.   
 
 
Figure 2: Proposed UWB PA with notch filter 
 
Inductor L1 and capacitor C1 are used to produce a series 
resonance to achieve a complete input matching network. 
Inductor L3 provides a high impedance path for signal 
blocking at a certain bandwidth. Thus, it is set to a large value. 
In this design, the selected value of the L3 is 1.24nH.  
Inductor L5 and capacitor C2 form a narrow band 
characteristic [11] to achieve lower impedance path. To 
produce the inductive peaking effect, inductors L4 and L8 are 
applied to the source of transistors Q2 and Q3 respectively to 
expand the frequency range and to improve gain flatness for 
the overall power amplifier performance. R3 acts as a biasing 
circuit to allow Q2 to be in the ON state.  The same condition 
is applied to Q3, with R5 is used as a biasing resistor. R1 and a 
power supply with 0.8V work together as a biasing circuit to 
turn on transistor Q1. On the other hand, R4 and another power 
supply are used to enable transistor Q4.   
During the inter-stage development of the power amplifier, 
a notch filter built from LC tank is designed to eliminate the 
unwanted frequencies. The details on such notch filter design 
will be discussed in another section in this paper. Table 1 
shows the summary of all components used in the proposed 
UWB power amplifier with a notch filter. 
 
A. Gain Analysis 
 The proposed PA design embraces a two-stage cascade 
configuration to obtain sufficient power and wide bandwidth. 
The first stage is used to oscillate lower band while the other 
stage is used for higher band oscillation. To obtain a 
broadband gain and good matching network, a resistive 
feedback is used. Resonance circuit designed in both first and 
second stages are then applied to sustain the high gain until 
the end of the desired frequency. In this design, a resonance 
circuit is used to control the flatness of the gain and the length 
of bandwidth. The difference value of the resonance elements 
affects the gain wide, and both starting and end points of the 
bandwidth. Figure 3 shows the effect of variation values in L8 








Q1 0.18 x 6 (µm) 
Q2 0.18 x 5 (µm) 
Q3 0.18 x 9 (µm) 
Q4 0.18 x 6 (µm) 
L1 1.29 (nH) 
L2 178.25 (pH) 
L3 1.24 (nH) 
L4 1.27 (nH) 
L5 577.65 (pH) 
L6 680.50 (pH) 
L7 891.92 (pH) 
L8 2.95 (nH) 
C1 2.8 (pF) 
C2 80 (fF) 
C3 800 (fF) 
C4 1.5 (pF) 
C5 1.5 (pF) 
R1 10K Ω 
R2 3K Ω 
R3 5K Ω 




Figure 3: Effect of L8 towards Gain 
 
B. Notch Filter Design 
There are some other signals located in the spectrum of 
UWB frequencies such as signals used for wireless LAN 
IEEE 802.11a applications (i.e., at 5-6 GHz). The interference 
caused by such signals might affect the operation of UWB 
systems. The best way to overcome this problem is by 
eliminating such unwanted signal by using a filter. There are 
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frequency in order to minimize the interference’s effect. The 
best filter is notch filter/bandstop filter because of its ability 
to filter out the particular range of frequency while not 
interrupting the operation of the amplifier.  The notch filter 
has a very narrow and deep rejection around its centre 
frequency. This filter takes a Q-factor value importantly 
because it will influence the cut-off slopes of the filter. The 
higher value of Q will produce the sharper cut-off slopes. 
 Therefore, the notch filter is proposed for the inter-stage 
development of the power amplifier in this design. The notch 
filter configuration as shown in Figure 4 involves a series LC-
tank in RF signal path. The impedance of the notch filter is 
given by the equation (1) and then is simplified as provided 
in equation (2). Rejection frequency for notch filter can be 
derived by using equation (3). Figure 5 shows the effect of 
notch filter towards the power gain of UWB power amplifier. 
At 5 GHz, the gain decreased below 10 dB, indicating that the 
amplifier is not working at this frequency but then bounce 
back higher than 10 dB in the upper band of frequency. 
 
 









In the notch filter design, the values of inductors and 
capacitors contribute to the performance of the filter itself. A 
variation of inductor values with the same centre frequency 
(5GHz) affects the deep of rejection band and the point of 
where the rejection took place. Meanwhile, the value of 
capacitor is used to determine the frequency of rejection. 
Therefore, the values of both components need to be chosen 
carefully to achieve an optimum filter effect at the desired 
frequency and an excellent performance of notch filter. 
Figures 6 and Figure 7 illustrate the effect of different values 




Figure 5: Effect of Notch Filter towards gain, S21. 
 
 




Figure 7: Effect of C13 towards the frequency of rejection band. 
 
III. SIMULATION RESULT 
 
The simulation results of the proposed UWB PA using a 
0.18 µm technology is shown in Figure 8. At the operating 
frequency of 3.1-4.9 GHz, the maximum power gain of 19.25 
dB is achieved at 4.16 GHz. At 5 GHz, the forward gain 
dropped to below 10 dB, indicating that the power amplifier 
is disabled due to the notch filter operation. The input and 
output return losses are below -1.68 dB and -8.13 dB, 
respectively, at the operating point 3.1 to 10.6 GHz. The 
maximum values for S11 and S22 are at -16.03 dB (at 7.96 
GHz) and -19.19 dB (at 4.166 GHz), respectively. Figure 8(d) 
shows the reverse isolation is below -44.03 dB, indicating the 
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Figure 8: Simulated S-Parameter results. (a) Forward gain, S21; (b) Input 
return loss, S11; (c) Output return loss, S22; (d) Reverse isolation, S12 
 
Figure 9 shows that the power amplifier is unconditionally 
stable and it is verified that the amplifier will not oscillate at 
3.1 GHz-10.6 GHz. The linearity illustrated in Figure 10 is 
from the periodic steady state (pss) simulation. It is showed 
that the input of 1-dB compression is at -29 dBm, while the 
PA delivers an output of -3.17 kdBm at this point.  For this 
proposed design, the power consumption is considered high, 
for about 2.974 W from 1.8 V voltage supply because of the 
implementation of the notch filter. The comparison of 








Figure 10: Linearity of UWB PA
Table 2  
Performance of UWB CMOS PA. 
 
Ref & Year Techniques 
Tech. 
(µm) 
Freq.  (GHz) 
Gain,S21 
(dB) 




























0.18 3.1-5 & 6-10.6 
19.25 
(max) 




A high gain of 3.1 GHz to 10.6 GHz UWB power amplifier 
with a notch filter is designed to cancel out the overlapping 
frequencies. Such design operates in 0.18µm CMOS 
technology. The resistive feedback and cascade common 
source show an acceptable power gain and a good matching 
network. Furthermore, the wide range of gain and flatness are 
also achieved in this design. Apart from that, the power 
amplifier shows an excellent stability factor which shows no 
oscillation occurs during the operation of this amplifier. 
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effects in gain with the success of filtering out a certain range 
of frequency. However, this design consumes high power 
because of the implementation of the filter. Therefore, more 
research and improvements are crucial for future power 
amplifier with a filter development to fulfil UWB 
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